Abstract-This paper reports an analytical inverse narrowchannel effect threshold voltage model for shallow-trench-isolated (STI) CMOS devices using a conformal mapping technique to simplify the two-dimensional (2-D) analysis. As verified by the experimentally measured data and the 2-D simulation results, the analytical model predicts well the inverse narrow-channel effect threshold voltage behavior of the STI CMOS devices. Based on the study, the inverse narrow-channel effect also affects the saturation-region output conductance of a small-geometry STI CMOS device in addition to the short-channel effect.
analytical model predicts well the inverse narrow-channel effect threshold voltage behavior of the STI CMOS devices. In the following sections, the analytical model is derived first, followed by model evaluation and discussion. Fig. 1 shows the SEM cross section of the 0.25 m STI CMOS device structure with the step-down structure in the sidewall oxide trench under study [7] . An N polysilicon gate above a thin oxide of 50 Å has been used. Fig. 2 shows the cross section of a bulk STI NMOS device with an N polysilicon gate [7] under study. As shown in Fig. 2 , the sidewall oxide trench has the step-down structure from the active device region. As shown in Fig. 1 , the step-down height is m. The depth of the sidewall oxide trench structure with the step-down structure is 0.25 m. The width of the sidewall oxide trench structure is 0.5 m. V based on the 2-D simulation results [10] . As shown in the figures, between the two cases, with a step-down structure in the sidewall oxide trench, the spread in the electric field distributions near the oxide trench is more. In addition, with a negative back gate bias, the corner field crowding effect increases. As a result, the spread in the electric field distributions near the sidewall oxide trench between two cases increases. Therefore, the corner field crowding effect, which is dependent on the back gate bias and the sidewall oxide trench structure, is important in determining the inverse narrow-channel effect related threshold voltage. In the following derivation, the conventional approach to regard the electrostatic potential at the corner equal to that at the center of the channel [5] is not used. Instead, by using a conformal mapping method and Gauss law, the corner electrostatic potential ( ) is derived. It will be shown that by using this corner electrostatic potential model, a more accurate threshold voltage model can be obtained.
II. MODEL DERIVATION

A. Threshold Voltage
Consider the STI NMOS devices with their cross sections as shown in Fig. 2 . The center of the channel at the gate oxide/silicon interface (point ) is defined as the origin. The axis is in 0018-9383/00$10.00 © 2000 IEEE Fig. 1 . SEM cross section of the bulk STI CMOS device structure with the step-down structure in the sidewall oxide trench under study. where electrostatic potential; permittivity of silicon; electronic charge; effective doping density of the substrate. Note that the substrate doping distribution may be nonuniform. In order to simplify the derivation, the effective doping density has been used. If the substrate is p-type, , where is the doping density of the p-type substrate. If the substrate is n-type, , where is the doping density of the n-type substrate. Based on the potential distribution obtained from 2-D simulation, the electrostatic potential inside the device can be approximated by the following polynomial [11] :
The above electrostatic potential equation is subject to the following four boundary conditions. First, at the top oxide interface 
(
) and second, at the depletion edge ( ) the electrostatic potentials are (3) (4) respectively.
is the electrostatic potential at the substrate surface, and is the width of the depletion region in the substrate. Note that in this device, the depletion width is smaller than the depth of the trench oxide ( where gate electrostatic potential; front gate bias; flat-band voltage; thickness of the front oxide; oxide permittivity. The fourth boundary condition is at the depletion edge, the derivative of the electrostatic potential is zero, as follows: (6) From (2)- (6), coefficients , , , and can be expressed as a function of the surface electrostatic potential ( ), as follows: (7) (8)
From (1), (2), (7)- (10), and [12] , since the depletion region is much smaller than the width ( ), the change of in the direction is much more than that in the direction. Therefore, is mainly a function of the lateral direction ( -axis), and one obtains a differential equation in terms of surface electrostatic potential ( ):
where has been used ( ). The electrostatic potential at the sidewall corner ( -point ) is defined as . Solving (11) with the electrostatic potential at the sidewall corner ( ) as the boundary condition, one obtains the surface electrostatic potential as in (12) below. The threshold voltage of the device is defined as the gate voltage when the surface electrostatic potential at the center of the channel ( ) reaches . Therefore, from (12) , shown at the bottom of the page, the threshold voltage is (13) The above threshold voltage formula is a function of the electrostatic potential at the sidewall corner ( ). Once the electrostatic potential at the sidewall corner is known, the threshold voltage is obtained.
B. Corner Electrostatic Potential ( )
The electrostatic potential at the sidewall corner can be obtained by considering the fringing electric field effect from the (12) corner of the sidewall oxide trench. Applying Gauss law in a Gauss box defined by as shown in Fig. 2 , one obtains: (14) where interface charge at the sidewall ( ); interface charge density at the sidewall; surface flux along the silicon surface between points and , which is related to the surface electrostatic potential ( ); sidewall flux along the trench oxide sidewall between points and , which is influenced by the fringing electric field at the corner of the sidewall oxide trench; flux in the substrate region between points and -; and flux in the substrate direction between points and . Considering symmetry of the device, .
1) Flux
: Flux can be obtained by integrating the vertical electric field at the top oxide interface in the oxide from the center of the channel (point ) to the sidewall corner (point )
At the threshold voltage, from (12), (13) , and (15), becomes (16), shown at the bottom of the page.
2) Flux : Considering the step-down sidewall oxide trench structure as shown in Fig. 2 , the analysis of flux is as follows. Flux at the sidewall between point and point can be expressed as (17) Along the sidewall, from (2), (7)- (10), the electrostatic potential is:
for , for (18) As shown in Fig. 2, is composed of and . Between points and , the flux can be expressed by considering the voltage difference between the gate electrode ( ) and the electrostatic potential at the oxide trench ( )
From ( From points to , the flux can be expressed by the following line integral:
Due to the fringing electric field from the top gate via the trench oxide to the sidewall edge, (21) is difficult to calculate. In order to simplify the analysis, a conformal mapping transformation technique [13] has been used to transform the original space in terms of the and axes as shown in Fig. 2 to the space in terms of and axes as shown in Fig. 4 ) and the step-down ( m) structures in the sidewall oxide trench, biased at the back gate voltages of 0 V and 5 V, based on the analytical models and the 2-D simulation results. Compared to the case with the no-step structure, the device with the step-down structure ( m) in the sidewall oxide trench, has a more noticeable corner fringing electric field. With a nonzero back gate bias, the corner fringing field effect increases. Fig. 6 shows the threshold voltage versus the channel width of the STI, NMOS and PMOS devices with the step-down structure in the sidewall oxide trench biased at various 's based on the experimentally measured data (solid circles), the 2-D simulation (dashed lines) and the analytical model results (solid lines). As verified by the experimentally measured data and the 2-D simulation results, considering the corner fringing electric effect, the analytical model can predict the inverse narrow-channel effect. step-down structures in the sidewall oxide trench based on the experimentally measured data, the 2-D simulation and the analytical model results. As shown in the figures, for the no-step structure, at V, when the channel width shrinks from 1 to 0.3 m, the threshold voltage of the NMOS device decreases by 0.004 V. At V, it shrinks 0.0595 V. Therefore, with a nonzero back gate bias, the inverse narrow-channel effect is more noticeable. For the step-down structure, at V, when the channel width shrinks from 1 to 0.3 m, the threshold voltage of the NMOS device decreases by 0.0067 V. At V, it shrinks 0.106 V. As for the PMOS devices, a similar trend on the influence of the body effect in the inverse narrow-channel effect can be seen. Consequently, the influence of the body effect in the inverse narrow-channel effect is more serious in the STI CMOS device with the step-down structure.
IV. DISCUSSION
When a deep-submicron CMOS device using shallow-trench isolation is scaled down, small-geometry three-dimensional (3-D) effects on the device behavior become more important. 25 m) , the influence of the source and the sidewall is noticeably increased. As a result, the 3-D effect is important. With a short channel, the influence of the inverse narrow channel effect can be more serious. Fig. 9 shows the normalized drain current versus drain voltage of STI NMOS devices with the step-down structure in the sidewall oxide trench with various channel lengths and widths based on the experimentally measured data. As shown in the figure, with a large channel length, due to the inverse narrow-channel effect, when the channel width is shrunk, the normalized drain current increases 15.1%. In contrast, with a short channel length, due to the inverse narrow-channel effect, it increases 36.7%. Comparing the normalized drain currents between the large-dimension ( m m) and the small-dimension ( m m) cases, the decrease in the threshold voltage due to short-channel and narrow-channel effects does not increase the normalized drain current. Instead, it decreases it due to the 3-D geometry effects on interfering the movement of the electrons via the electric fields in the channel length and the channel width directions. From the figure, the inverse narrow-channel effect also complicates the short-channel effects of small-geometry STI CMOS devices in terms of the output conductance in the saturation region. This implies that the electron temperature effect in a deep-submicron small-geometry STI CMOS device is also determined by the inverse STI-related narrow-channel effects in addition to the short-channel effects. (Note that in other references such as [15] , the output conductance of a deep-submicron CMOS device can be characterized by the electron temperature, which is solely dependent on the channel length.)
V. CONCLUSION
In this paper, an analytical inverse narrow-channel effect threshold voltage model for deep-submicron STI VLSI CMOS devices using a conformal mapping technique to simplify the 2-D analysis has been presented. As verified by the experimentally measured data and the 2-D simulation results, the analytical model predicts well the inverse narrow-channel effect threshold voltage behavior of the STI CMOS devices. Based on the study, the inverse narrow-channel effect also affects the saturation-region output conductance of a small-geometry STI CMOS device in addition to the short-channel effect. 
